@@ -713,7 +713,8 @@ simde_vld2q_s64(int64_t const ptr[HEDLEY_ARRAY_PARAM(4)]) {
713713 } };
714714 return r ;
715715 #else
716- #if defined(SIMDE_DIAGNOSTIC_DISABLE_UNINITIALIZED_ ) && HEDLEY_GCC_VERSION_CHECK (16 ,0 ,0 ) && defined(SIMDE_ARCH_RISCV64 )
716+ #if defined(SIMDE_DIAGNOSTIC_DISABLE_UNINITIALIZED_ ) && (defined(SIMDE_ARCH_LOONGARCH ) || \
717+ (HEDLEY_GCC_VERSION_CHECK (16 ,0 ,0 ) && defined(SIMDE_ARCH_RISCV64 )))
717718 HEDLEY_DIAGNOSTIC_PUSH
718719 SIMDE_DIAGNOSTIC_DISABLE_UNINITIALIZED_
719720 #endif
@@ -731,7 +732,8 @@ simde_vld2q_s64(int64_t const ptr[HEDLEY_ARRAY_PARAM(4)]) {
731732 } };
732733
733734 return r ;
734- #if defined(SIMDE_DIAGNOSTIC_DISABLE_UNINITIALIZED_ ) && HEDLEY_GCC_VERSION_CHECK (12 ,0 ,0 ) && defined(SIMDE_ARCH_RISCV64 )
735+ #if defined(SIMDE_DIAGNOSTIC_DISABLE_UNINITIALIZED_ ) && (defined(SIMDE_ARCH_LOONGARCH ) || \
736+ (HEDLEY_GCC_VERSION_CHECK (16 ,0 ,0 ) && defined(SIMDE_ARCH_RISCV64 )))
735737 HEDLEY_DIAGNOSTIC_POP
736738 #endif
737739 #endif
@@ -907,7 +909,8 @@ simde_vld2q_u64(uint64_t const ptr[HEDLEY_ARRAY_PARAM(4)]) {
907909 } };
908910 return r ;
909911 #else
910- #if defined(SIMDE_DIAGNOSTIC_DISABLE_UNINITIALIZED_ ) && HEDLEY_GCC_VERSION_CHECK (16 ,0 ,0 ) && defined(SIMDE_ARCH_RISCV64 )
912+ #if defined(SIMDE_DIAGNOSTIC_DISABLE_UNINITIALIZED_ ) && (defined(SIMDE_ARCH_LOONGARCH ) || \
913+ (HEDLEY_GCC_VERSION_CHECK (16 ,0 ,0 ) && defined(SIMDE_ARCH_RISCV64 )))
911914 HEDLEY_DIAGNOSTIC_PUSH
912915 SIMDE_DIAGNOSTIC_DISABLE_UNINITIALIZED_
913916 #endif
@@ -925,7 +928,8 @@ simde_vld2q_u64(uint64_t const ptr[HEDLEY_ARRAY_PARAM(4)]) {
925928 } };
926929
927930 return r ;
928- #if defined(SIMDE_DIAGNOSTIC_DISABLE_UNINITIALIZED_ ) && HEDLEY_GCC_VERSION_CHECK (16 ,0 ,0 ) && defined(SIMDE_ARCH_RISCV64 )
931+ #if defined(SIMDE_DIAGNOSTIC_DISABLE_UNINITIALIZED_ ) && (defined(SIMDE_ARCH_LOONGARCH ) || \
932+ (HEDLEY_GCC_VERSION_CHECK (16 ,0 ,0 ) && defined(SIMDE_ARCH_RISCV64 )))
929933 HEDLEY_DIAGNOSTIC_POP
930934 #endif
931935 #endif
@@ -1046,6 +1050,10 @@ simde_vld2q_f64(simde_float64_t const ptr[HEDLEY_ARRAY_PARAM(4)]) {
10461050 } };
10471051 return r ;
10481052 #else
1053+ #if defined(SIMDE_DIAGNOSTIC_DISABLE_UNINITIALIZED_ ) && defined(SIMDE_ARCH_LOONGARCH )
1054+ HEDLEY_DIAGNOSTIC_PUSH
1055+ SIMDE_DIAGNOSTIC_DISABLE_UNINITIALIZED_
1056+ #endif
10491057 simde_float64x2_private r_ [2 ];
10501058
10511059 for (size_t i = 0 ; i < (sizeof (r_ ) / sizeof (r_ [0 ])) ; i ++ ) {
@@ -1058,6 +1066,9 @@ simde_vld2q_f64(simde_float64_t const ptr[HEDLEY_ARRAY_PARAM(4)]) {
10581066 simde_float64x2_from_private (r_ [0 ]),
10591067 simde_float64x2_from_private (r_ [1 ]),
10601068 } };
1069+ #if defined(SIMDE_DIAGNOSTIC_DISABLE_UNINITIALIZED_ ) && defined(SIMDE_ARCH_LOONGARCH )
1070+ HEDLEY_DIAGNOSTIC_POP
1071+ #endif
10611072
10621073 return r ;
10631074 #endif
@@ -1263,7 +1274,8 @@ simde_vld2q_p64(simde_poly64_t const ptr[HEDLEY_ARRAY_PARAM(4)]) {
12631274 #if defined(SIMDE_ARM_NEON_A64V8_NATIVE )
12641275 return vld2q_p64 (ptr );
12651276 #else
1266- #if defined(SIMDE_DIAGNOSTIC_DISABLE_UNINITIALIZED_ ) && HEDLEY_GCC_VERSION_CHECK (16 ,0 ,0 ) && defined(SIMDE_ARCH_RISCV64 )
1277+ #if defined(SIMDE_DIAGNOSTIC_DISABLE_UNINITIALIZED_ ) && (defined(SIMDE_ARCH_LOONGARCH ) || \
1278+ (HEDLEY_GCC_VERSION_CHECK (16 ,0 ,0 ) && defined(SIMDE_ARCH_RISCV64 )))
12671279 HEDLEY_DIAGNOSTIC_PUSH
12681280 SIMDE_DIAGNOSTIC_DISABLE_UNINITIALIZED_
12691281 #endif
@@ -1286,7 +1298,8 @@ simde_vld2q_p64(simde_poly64_t const ptr[HEDLEY_ARRAY_PARAM(4)]) {
12861298 simde_poly64x2_from_private (r_ [1 ]),
12871299 } };
12881300
1289- #if defined(SIMDE_DIAGNOSTIC_DISABLE_UNINITIALIZED_ ) && HEDLEY_GCC_VERSION_CHECK (16 ,0 ,0 ) && defined(SIMDE_ARCH_RISCV64 )
1301+ #if defined(SIMDE_DIAGNOSTIC_DISABLE_UNINITIALIZED_ ) && (defined(SIMDE_ARCH_LOONGARCH ) || \
1302+ (HEDLEY_GCC_VERSION_CHECK (16 ,0 ,0 ) && defined(SIMDE_ARCH_RISCV64 )))
12901303 HEDLEY_DIAGNOSTIC_POP
12911304 #endif
12921305 return r ;
0 commit comments