1616def define_datamodel ():
1717 """Define register groups.
1818
19- Coils and direct inputs are modeled as bits representing a relay in the device.
20- There are no real difference between coils and direct inputs, but historically
21- they have been divided. Please be aware the coils and direct inputs are addressed differently
19+ Coils and discrete inputs are modeled as bits representing a relay in the device.
20+ There are no real difference between coils and discrete inputs, but historically
21+ they have been divided. Please be aware the coils and discrete inputs are addressed differently
2222 in shared vs non-shared models.
2323 - In a non-shared model the address is the bit directly.
2424 It can be thought of as if 1 register == 1 bit.
@@ -38,9 +38,9 @@ def define_datamodel():
3838 address = 5 , values = 17 , count = 10 , datatype = DataType .REGISTERS
3939 )
4040
41- # Define a group of coils/direct inputs non-shared (address=15..31 each 1 bit)
41+ # Define a group of coils/discrete inputs non-shared (address=15..31 each 1 bit)
4242 #block1 = SimData(address=15, count=16, values=True, datatype=DataType.BITS)
43- # Define a group of coils/direct inputs shared (address=15..31 each 16 bit)
43+ # Define a group of coils/discrete inputs shared (address=15..31 each 16 bit)
4444 #block2 = SimData(address=15, count=16, values=0xFFFF, datatype=DataType.BITS)
4545
4646 # Define a group of holding/input registers (remark NO difference between shared and non-shared)
@@ -62,7 +62,7 @@ def define_datamodel():
6262 SimDevice (id = 1 , type_check = False , registers = [block_def , block5 ])
6363 #SimDevice(2, False,
6464 # block_coil=[block1],
65- # block_direct =[block1],
65+ # block_discrete =[block1],
6666 # block_holding=[block2],
6767 # block_input=[block3, block4])
6868 # Remark: it is legal to reuse SimData, the object is only used for configuration,
0 commit comments