You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
* docs(dn): Ibrahim Hashim 03/08/26
* docs(dn): Ibrahim Hashim 3/15/2026
* docs(dn): Ibrahim Hashim 3/29/2026
---------
Co-authored-by: Ibrahim <ibrorhash@gmail.com>
Copy file name to clipboardExpand all lines: src/design_notebooks/2026spring/irh8156.md
+71-1Lines changed: 71 additions & 1 deletion
Display the source diff
Display the rich diff
Original file line number
Diff line number
Diff line change
@@ -7,4 +7,74 @@ Project Work:
7
7
* Went over onboarding labs 1-4.
8
8
9
9
Comments:
10
-
* I created my first design notebook and submitted my first pull request of the semester.
10
+
* I created my first design notebook and submitted my first pull request of the semester.
11
+
12
+
13
+
## Week of 1 Feb 2026
14
+
15
+
Project Work:
16
+
* Made sure I knew and rememebered everything from onboarding labs 1-4.
17
+
18
+
19
+
## Week of 8 Feb 2026
20
+
21
+
Project Work:
22
+
* Had no assigned work for this week.
23
+
24
+
25
+
## Week of 15 Feb 2026
26
+
27
+
Project Work:
28
+
* Had a team meeting this week,
29
+
* Went over the NYU Processor Design Team SoC CPU Core report
30
+
31
+
Notes on the report:
32
+
* The overall design of the CPU is a 32 bit CPU using the RISC-V 32 instruction set
33
+
* It has a regular 5 stage pipeline like we took in comparch
34
+
* It uses a 2 bit branch predictor
35
+
* Its data cache is 2 way associative
36
+
* A question I have is if a different type of branch predictor would improve the performance of the CPU, specificially something more advanced, and what tradeoffs implementing something like that would have
37
+
* Why don't we use data forwarding when the hazard detection stalls the pipeline using NOPs?
38
+
39
+
40
+
## Week of 22 Feb 2026
41
+
42
+
Project Work:
43
+
* Went over the Design and Construction of RTL Toolchains at NYU report
44
+
45
+
Notes on the report:
46
+
* Cmake is the main tool used for building and similation
47
+
* vcpkg handles dependencies and catch2 gives us the testing framework
48
+
* A question I have: Are there things that are easier/more accurate to test in HDL that become harder when everything's in C++?
49
+
* If we're depending to heavily on verilator, isn't it risky to put all our hope in this 1 tool since it could have bugs or limitations?
50
+
51
+
52
+
## Week of 1 Mar 2026
53
+
54
+
Project Work:
55
+
* Chose a subteam for the main project (core)
56
+
57
+
58
+
## Week of 8 Mar 2026
59
+
60
+
Project Work:
61
+
* No work assigned. Watched some videos about Von Neumann Architecture.
62
+
63
+
64
+
## Week of 15 Mar 2026
65
+
66
+
Project Work:
67
+
* Spring break! :)
68
+
69
+
70
+
## Week of 22 Mar 2026
71
+
72
+
Project Work:
73
+
* No work assigned.
74
+
75
+
76
+
## Week of 29 Mar 2026
77
+
78
+
Project Work:
79
+
* Could not attend this week's meeting due to roommate injuring his ankle, so I do not have a team.
80
+
* For final project, I researched what an MPW was, and found that using one can reduce the cost of prototyping to 10 or 5% of the original price, which is a steep discount. I am still researching ways for us to implement this.
0 commit comments